Footer Voltage Controlled Dual Keeper Domino Logic with Static Switching Approach
نویسندگان
چکیده
منابع مشابه
Domino logic with variable threshold voltage keeper
A variable threshold voltage keeper circuit technique is proposed for simultaneous power reduction and speed enhancement of domino logic circuits. The threshold voltage of a keeper transistor is dynamically modified during circuit operation to reduce contention current without sacrificing noise immunity. The variable threshold voltage keeper circuit technique enhances circuit evaluation speed b...
متن کاملAdaptive Gate-Level Voltage Scaling Using Dual Voltage Domino Logic
Power consumption is a growing problem in modern digital design, and due to the quadratic relationship between power consumption and supply voltage, significant low-power research has focused on reducing the supply voltage. Adaptive gate-level voltage scaling (AGVS) is a novel design technique which dynamically adjusts the supply voltage at the gate-level to maximize energy efficiency. We propo...
متن کاملDual Threshold Voltage Domino Logic Synthesis for High Performance with Noise and Power Constraint
We introduce a new dual threshold voltage technique for domino logic. Since domino logic is much more sensitive to noise, noise margins have to be taken into account when applying dual threshold voltages to domino logic. To guarantee the signal integrity in domino logic, we carefully consider the effect of transistor sizing and threshold voltage selection. For optimal design, tradeoffs need to ...
متن کاملStatic Differential Ultra Low-Voltage Domino CMOS logic for High Speed Applications
In this paper we present a novel static differential ultra low-voltage (ULV) CMOS logic style for High-Speed applications . The proposed logic style is aimed for high speed serial adders in ultra low-voltage applications. The differential ultra low-voltage inverter presented have less than 10% of the delay than standard CMOS inverters for supply voltages less than 500mV . The simulated data pre...
متن کاملNovel Static Differential ultra Low-Voltage and High Speed Domino CMOS logic
Abstract: In this paper we present a novel static differential ultra low-voltage (ULV) CMOS logic style. Simulated data for the logic style is presented and compared to related ULV logic styles and complementary CMOS gates. The proposed logic style is aimed for high speed serial adders in ultra low-voltage applications. In terms of energy delay product (EDP) the logic style offers a significant...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Advances in Electrical and Electronic Engineering
سال: 2020
ISSN: 1804-3119,1336-1376
DOI: 10.15598/aeee.v18i4.3794